Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces: High Performance Compute and System-in-Package, 先進的なアプリケーション空間向けの組み込み型およびファンアウト型ウェハ・パネルレベルパッケージング技術, 9781119793892, 978-1-119-79389-2【電子書籍 / 1ユーザー】
![Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces【電子書籍 / 1ユーザー】](https://makeshop-multi-images.akamaized.net/OVISS/itemimages/000000002074_WWseuJs.jpg)
御見積ご希望の場合は別途お問い合わせください。
Description
In Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces: High Performance Compute and System-in-Package, a team of accomplished semiconductor experts delivers an in-depth treatment of various fan-out and embedded die approaches.
The book begins with a market analysis of the latest technology trends in Fan-Out and Wafer Level Packaging before moving on to a cost analysis of these solutions. The contributors discuss the new package types for advanced application spaces being created by companies like TSMC, Deca Technologies, and ASE Group. Finally, emerging technologies from academia are explored.
Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces is an indispensable resource for microelectronic package engineers, managers, and decision makers working with OEMs and IDMs. It is also a must-read for professors and graduate students working in microelectronics packaging research.
Contents:
1 Fan-Out Wafer and Panel Level Packaging Market and Technology Trends
2 Cost Comparison of FO-WLP with Other Technologies
3 Integrated Fan-Out (InFO) for Mobile Computing
4 Integrated Fan-Out (InFO) for High Performance Computing
5 Adaptive Patterning and M-Series for High Density Integration
6 Panel-Level Packaging for Heterogenous Integration
7 Next Generation Chip Embedding Technology for High Efficiency Power Modules and Power SiPs
8 Die Integration Technologies on Advanced Substrates Including Embedding and Cavities
9 Advanced Embedded Trace Substrate ? A Flexible Alternative to Fan-Out Wafer Level Packaging
10 Flexible Hybrid Electronics Using Fan-Out Wafer-Level Packaging
11 Polylithic Integrated Circuits using 2.5D and 3D Heterogeneous Integration: Electrical and Thermal Design Considerations and Demonstrations